For an IC to function reliably in the long-term, you need to be able to predict how a circuit is going to perform after a significant time in operation. Complementing silicon qualification, aging simulations come in handy to estimate the behavior in advance, to fulfill ISO 26262 requirements with regards to functional safety but also to help debug issues identified after reliability stress.
In this webinar, you will learn about the basics of reliability physics and the typical mechanisms that are responsible for transistor aging. The main influencing factors for device degradation will be described and options for limiting them will be discussed.
The presentation will also cover the flow for performing aging simulations in the Cadence design environment, providing examples that illustrate aging impact on circuits and how aging simulation can be used to uncover it.
In addition, the possibilities and limitations of aging simulation are highlighted and suggestions of usage in the day-to-day work of circuit designers are provided along with an overview of current aging model availability in X-FAB’s 180 nm processes and an outlook on upcoming models.

Do you know what happens to your IC design once you have taped-out to your foundry?
This webinar will shed some light on the various techniques applied in the process from design submission to mask generation. You will learn about the Data Input Check performed by X-FAB to ensure the best possible fabrication quality and how scribe lane structures are added allowing the monitoring of key process parameters.  It will also address how the mask generation flow is optimized for different prototyping scenarios such as Single Layer Masks (SLM) and Multi Layer Masks (MLM). In addition, practical suggestions will be provided on how to bypass the reticle limitations by using stitching for large layouts.

In this webinar, we will showcase the different prototyping services X-FAB offers so that you can make the most of your designs and get it first-time-right.