IP Portal

Sel. IP Name Category Provider Geometry Process Name Status Deliverable Description
abiac05 Bias
X-FAB
0.60 µm
XC06
PT
Layout
Schematic
Analog Library

XC06: A_CELLS. abiac05 is a general purpose VTH-based bias cell. It forces a current of apprx. 2µA through P- or N-MOS with W/L ratio of 10µm/10µm.

abiac06 Bias
X-FAB
0.60 µm
XC06
PT
Layout
Schematic
Analog Library

XC06: A_CELLS. abiac06 is a general purpose VTH-based bias cell. It forces a current of apprx. 10µA through P- or N-MOS with W/L ratio of 10µm/6µm.

abiac09_1v8 Bias
X-FAB
0.18 μm
XH018
PT
Layout
Schematic
Analog Library

XH018 LPMOS 1.8V abiac09_1v8 is a general purpose low voltage (down to 1.2V) VTH-based cell.

abiac10_1v8 Bias
X-FAB
0.18 μm
XH018
PT
Layout
Schematic
Analog Library

XH018 LPMOS 1.8V abiac10_1v8 is a general purpose low voltage (down to 1.2V) VTH-based cell with positive temperature coefficient.

abiac11_1v8 Bias
X-FAB
0.18 μm
XH018
PT
Layout
Schematic
Analog Library

XH018 LPMOS 1.8V abiac11_1v8 is a general purpose low voltage (down to 1.2V) VTH-based cell.

abiac12_1v8 Bias
X-FAB
0.18 μm
XH018
PT
Layout
Schematic
Analog Library

XH018 LPMOS 1.8V abiac12_1v8 is a general purpose low voltage (down to 1.2V) VTH-based cell with positive temperature coefficient.

abiac01_5v Bias
X-FAB
0.18 μm
XP018
PT
Schematic
Layout
Analog Library

XP018 LP5MOS/MOS5 abiac01_5v is a general purpose bias cell.The circuit forces a current of ~2µA to flow through PMOS with W/L ratio of 10µm/6µm and NMOS with W/L ratio of 10µm/12µm.

abiac02_5v Bias
X-FAB
0.18 μm
XP018
PT
Schematic
Layout
Analog Library

XP018 LP5MOS/MOS5 abiac02_5v is a general purpose bias cell.The circuit forces a current of ~10µA to flow through PMOS with W/L ratio of 2x12µm/3µm and NMOS with W/L ratio of 2x5µm/4µm.

abiac06_1v8 Bias
X-FAB
0.18 μm
XS018
PT
Schematic
Layout
Analog Library

XS018 MOS3LP abiac06_1v8 is a general purpose low voltage (down to 1.2V) VTH-based bias cell.

abiac01_3v3 Bias
X-FAB
0.18 μm
XS018
PT
Schematic
Layout
Analog Library

XS018 MOS3LP abiac01_3v3 is a general purpose bias cell. The circuit force a current of 200nA to flow through PMOS with W/L ratio of 8µm/10µm and NMOS with W/L ratio of 4µm/20µm.

abiac02_3v3 Bias
X-FAB
0.18 μm
XS018
PT
Schematic
Layout
Analog Library

XS018 MOS3LP abiac02_3v3 is a general purpose bias cell. The circuit force a current of 2µA to flow through PMOS with W/L ratio of 10µm/4µm and NMOS with W/L ratio of 6µm/12µm.

abiac03_3v3 Bias
X-FAB
0.18 μm
XS018
MP
Schematic
Layout
Analog Library

XS018 MOS3LP abiac03_3v3 is a general purpose bias cell. The circuit force a current of 10µA to flow through PMOS with W/L ratio of 2*12µm/2µm and NMOS with W/L ratio of 14µm/6µm.

abiac01_5v Bias
X-FAB
0.18 μm
XT018
PT
Schematic
Layout
Analog Library

XT018 LP5MOS/MOS5 abiac01_5v is an IPTAT bias cell. It forces a current of 2µA to flow through PMOS with W/L ratio of 12µm/6µm and NMOS with W/L ratio of 10µm/12µm

acsoc01ji Bias
X-FAB
0.18 μm
XU035
PT
Schematic
Layout
Analog Library

XU035: A_CELLS. Acsoc01ji is a general purpose junction-isolated current source/sink. It features four current sources and four current sinks that drive/sink currents of 1-4µA, can be parallel connected.

acsoc02ji Bias
X-FAB
0.18 μm
XU035
PT
Schematic
Layout
Analog Library

XU035: A_CELLS. Acsoc02ji is acompact gm-compensated current source. It has four outputs that drive currents of 1-8µA.

xpscsoc01_5V Bias
X-FAB
0.35 μm
XU035
MP
Schematic
Layout
Analog Library

XU035: XSMPS_CELLS. Xpscsoc01_5V is an application specific, junction-isolated general purpose current source (V-I cconverter type).

abiac02 Bias
X-FAB
1.00 µm
XDH10
PT
Schematic
Layout
Analog Library

XDH10: A_CELLS. Abiac02 is a general purpose bias cell. It forces a current of 2µA to flow through PMOS with W/L ratio of 10µm/8µm and NMOS with W/L ratio of 10µm/12µm.

abiac04 Bias
X-FAB
1.00 µm
XDH10
PT
Schematic
Layout
Analog Library

XDH10: A_CELLS. Abiac04 is a general purpose bias cell. It forces a current of 10µA to flow through PMOS with W/L ratio of 12µm/4µm and NMOS with W/L ratio of 12µm/6µm.

abiac06 Bias
X-FAB
1.00 µm
XDH10
PT
Schematic
Layout
Analog Library

XDH10: A_CELLS. Abiac06 is a general purpose bias cell. It forces a current of 200nA to flow through PMOS with W/L ratio of 10µm/12µm and NMOS with W/L ratio of 8µm/20µm.

abiac02 Bias
X-FAB
1.00 µm
XDM10
PT
Schematic
Layout
Analog Library

XDM10: A_CELLS. Abiac02 is a general purpose bias cell. It forces a current of 2µA to flow through PMOS with W/L ratio of 10µm/8µm and NMOS with W/L ratio of 10µm/12µm.

abiac04 Bias
X-FAB
1.00 µm
XDM10
PT
Schematic
Layout
Analog Library

XDM10: A_CELLS. Abiac04 is a general purpose bias cell. It forces a current of 10µA to flow through PMOS with W/L ratio of 12µm/4µm and NMOS with W/L ratio of 12µm/6µm.

abiac06 Bias
X-FAB
1.00 µm
XDM10
PT
Schematic
Layout
Analog Library

XDH10: A_CELLS. Abiac06 is a general purpose bias cell. It forces a current of 200nA to flow through PMOS with W/L ratio of 10µm/12µm and NMOS with W/L ratio of 8µm/20µm.

achpc01 Charge Pumps
X-FAB
1.00 µm
XC10
PT
Schematic
Layout
Analog Library

XC10: A_CELLS; A_CELLS_M1. achpc01 is doubling charge pump 5V to 8.75V.

achpc02 Charge Pumps
X-FAB
1.00 µm
XC10
PT
Schematic
Layout
Analog Library

XC10: A_CELLS; A_CELLS_M1. achpc02 is a 4-stage Dickson charge pump originally designed for EEPROM.

achpc01 Charge Pumps
X-FAB
0.60 µm
XC06
PT
Schematic
Layout
Analog Library

XC06: A_CELLS. achpc01 is a doubling charge pump 3.3V -> 5.7V. All capacitors are internal.

achpc01 Charge Pumps
X-FAB
0.60 µm
XT06
PT
Schematic
Layout
Analog Library

XT06 achpc01 is a doubling charge pump 3.3V => 5.6V.

HT_CP_HV Charge Pumps
Silansys
XA035
MP
Verilog
GDSII

18-28V VDD, 12V Vref, 26-40V Vout Chargepump with 2 external diodes and external Cfly capacitors, for HS gate driving.  Includes programmability of operating freq (nom 4MHz), dead time, slew rate and drive strength.Area 1mm2. Verified by Simulation for XH035.

acmpc01 Comparators
X-FAB
1.00 µm
XC10
PT
Schematic
Layout
Analog Library

XC10: A_CELLS; A_CELLS_M1. acmpc01 is a general purpose voltage comparator with P-MOS input and hysteresis.

acmpc03 Comparators
X-FAB
1.00 µm
XC10
PT
Schematic
Layout
Analog Library

XC10: A_CELLS; A_CELLS_M1. acmpc03 is a general purpose, low-consumption voltage comparator with N-MOS input.

acmpc04 Comparators
X-FAB
1.00 µm
XC10
PT
Schematic
Layout
Analog Library

XC10: A_CELLS; A_CELLS_M1. acmpc04 is a general purpose, low power voltage comparator with P-MOS input.

 


MP = Mass ProductionPT = Prototyping, Silicon provenID = in DesignVS = Verified by Simulations (Soft-IP)

Displaying results 151 to 180 out of 782

*Disclaimer:
The Intellectual Partner Network is a web database provided by X-FAB in cooperation with selected partners. Both X-FAB and a variety of different IP supplier offer their IP to customers using X-FAB’s foundry process. X-FAB will support customers to get in direct contact with the relevant IP supplier.

X-FAB will take no responsibility nor any liability whatsoever for the information or products offered or provided by the other IP suppliers at the database of the Intellectual Partner Network. X-FAB shall have no liability towards the customers for any use of and/or reliance of the products provided by the other IP suppliers at the database of the Intellectual Partner Network.

X-FAB's own IP is subject to a license agreement. X-FAB IP marked with “*” are part of the Master Kit or Master Kit Plus library. If you can not find the IP you are looking for, please contact the respective sales manager in your region. We continuously extend our libraries and offer a custom cell development service as well.