adacc02 *
DAC
X-FAB
1.00 µm
XC10
PT
Analog Library Layout Schematic
XC10: A_CELLS; A_CELLS_M1. adacc02 is a 10-bit digital-to-analog converter (DAC) with a R-2R ladder network. The DAC operates with a single 5V supply and external reference voltage.
adacc03 *
DAC
X-FAB
1.00 µm
XC10
PT
Analog Library Layout Schematic
XC10: A_CELLS; A_CELLS_M1. adacc03 is a 8-bit voltage-scaling digital-to-analog converter (DAC). The device can operate at supply and reference voltages down to 3.2V.
aregc01 *
Voltage Regulator
X-FAB
1.00 µm
XC10
PT
Analog Library Layout Schematic
XC10: A_CELLS; A_CELLS_M1. aregc01 is a 5V / 3.3V positive voltage linear regulator for up to 10 mA load current.
aregc02 *
Voltage Regulator
X-FAB
1.00 µm
XC10
PT
Analog Library Layout Schematic
XC10: A_CELLS; A_CELLS_M1. aregc02 is a 2.4V / 3.3V positive voltage switching regulator for on-chip loads and up to 10 mA load current.
adrvc01 *
Driver
X-FAB
1.00 µm
XC10
PT
Analog Library Layout Schematic
XC10: A_CELLS; A_CELLS_M1. adrvc01 is a driver circuit for external loads (relays, LEDs, etc). The circuit features NMOS open-drain output. The rising slope of the output signal can be controlled by means of a bias current.
atmpc01 *
Miscellaneous
X-FAB
1.00 µm
XC10
PT
Analog Library Layout Schematic
XC10: A_CELLS; A_CELLS_M1. atmpc01 is a high-temperature detector. An OVERT output signal (active low) is generated when the chip temperature rises above 140 °C (approx.).
atmpc02 *
Miscellaneous
X-FAB
1.00 µm
XC10
PT
Analog Library Layout Schematic
XC10: A_CELLS; A_CELLS_M1. atmpc02 is a high-temperature detector. An OVERT output signal (active low) is generated when the chip temperature rises above 160 °C (approx.).
adc10 *
ADC
X-FAB
0.80 µm
CX08
PT
Analog Library Layout Schematic
CX08A: Analog library. ADC10 is a 10-bit analog-to-digital converter which utilizes successive approximation technique.
adc8 *
ADC
X-FAB
0.80 µm
CX08
PT
Schematic Layout Analog Library
CX08A: Analog library. ADC8 is a 8-bit analog-to-digital converter which utilizes successive-approximation technique.
dac8 *
DAC
X-FAB
0.80 µm
CX08
PT
Schematic Layout Analog Library
CX08A: Analog library. DAC8 is a 8-bit digital-to-analog converter. The architecture is based on two resistor dividers. Because of its high output impedance, which is also code dependent, a low offset buffer operational amplifier is strictly recommen
dac10 *
DAC
X-FAB
0.80 µm
CX08
PT
Schematic Layout Analog Library
CX08A: Analog library. DAC10 is a 10-bit digital-to-analog converter. The architecture is based on two resistor dividers. Because of its high output impedance, which is also code dependent, a low offset buffer operational amplifier is strictly recomm
LNA1 *
LNA
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: LNA library: RF_LNA_CELLS. LNA 1 is a low noise amplifier. It shoud be biased by the RF bias cell.
LNA2 *
LNA
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: LNA library: RF_LNA_CELLS. LNA2 is a low noise amplifier. It should be biased by the RF bias cell
LNA3 *
LNA
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: LNA library: RF_LNA_CELLS. LNA3 is a low noise amplifier with on-chip inductor. It should be biased by the RF bias cell.
LCVCO2 *
VCO
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: LNA library: RF_LCVCO_CELLS. LCVCO2 is a fully integrated LC-VCO. It should be biased by the RF bias cell. It is based on a cross-coupled bipolar transistor pair. It contains AC-coupled varactors and a special circuit technique for maintaining the D
LCVCO3 *
VCO
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: LNA library: RF_LCVCO_CELLS. LCVCO3 is a fully integrated LC-VCO. It should be biased by the RF bias cell. It contains a cross-coupled bipolar transistor pair and direct coupled varactors. For this reason, it has a higher tuning range than the other
RINGVCO1 *
VCO
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: LNA library: RF_VCO_CELLS. RINGVCO1 is a fully integrated VCO. It should be biased by the RF bias cell. It consists of a ringoscillator that is tuned by switching the delay chain between 2 and 4 delay stages. The transition between the two borders i
MIXER *
Mixer
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: LNA library: RF_MIXER_CELLS. MIXER is a down conversion mixer based on a Gilbert cell topology. It should be biased by the RF bias cell.
PA *
Power Amplifiers
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: LNA library: RF_PA_CELLS. PA is a non-linear Power Amplifier that is intended for the transmission of ASK and FSK signals. Its output power level can be digitally controlled in 4 steps. It should be biased by the RF bias cell.
DIV32 *
Divider
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: LNA library: RF_DIVIDER_CELLS. DIV32 is a Prescaler with a fixed divider ratio of 32. It should be biased by the RF bias cell.
BIAS *
Bias
X-FAB
0.60 µm
XB06
PT
Verilog Schematic Layout Analog Library
XB06: LNA library: RF_BIAS_CELLS. BIAS is a bias cell intended for use with various RF building blocks. It is designed as a bandgap reference as well as voltage-to-current converter. Current biasing is preferable because of the higher immunity to interfer
OEIC_Fast *
Optical Receiver Channel
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: OEIC Building Block Library. OEIC_Fast is a fast DVD receiver channel with two selectable gain settings. Can be integrated with photodiode to form a complete optical receiver channel optimized for 660nm wavelengths.
OEIC_Sensitive *
Optical Receiver Channel
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: OEIC Building Block Library. OEIC_Sensitive is a sensitive DVD receiver channel with two selectable gain settings. Can be integrated with photodiode to form a complete optical receiver channel optimized for 660nm wavelengths.
DPIN *
Integrated Photodiode
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: OEIC Building Block Library. DPIN_5050 and DPIN_50100 are fast photodiodes with a vertical PIN structure optimized forred light (660nm).
aopac01 *
Operational Amplifier
X-FAB
0.60 µm
XB06
PT
Schematic Layout Analog Library
XB06: A_CELLS. aopac01 is a low power internal frequency-compensated CMOS operational amplifier with pmos input stage
aopac02 *
Operational Amplifier
X-FAB
0.60 µm
XB06
PT
Layout Schematic Analog Library
XB06: A_CELLS. aopac02 is an internal frequency-compensated CMOS operational amplifier with p-mos input stage
aopac03 *
Operational Amplifier
X-FAB
0.60 µm
XB06
PT
Layout Schematic Analog Library
XB06: A_CELLS. aopac03 is a fast internal frequency-compensated CMOS operational amplifier with p-mos input stage
aopac05 *
Operational Amplifier
X-FAB
0.60 µm
XB06
PT
Layout Schematic Analog Library
XB06: A_CELLS. aopac05 is a low power internal frequency-compensated CMOS operational amplifier with nmos input stage
aopac06 *
Operational Amplifier
X-FAB
0.60 µm
XB06
PT
Layout Schematic Analog Library
XB06: A_CELLS. aopac06 is an internal frequency-compensated CMOS operational amplifier with n-mos input stage
aopac07 *
Operational Amplifier
X-FAB
0.60 µm
XB06
PT
Layout Schematic Analog Library
XB06: A_CELLS. aopac07 is a fast internal frequency-compensated CMOS operational amplifier with n-mos input stage.